Subscribe
Categories
- AMS (1)
- Announcements (10)
- Assertion Based Verification (2)
- Automation (15)
- Callbacks (6)
- Coding Style (9)
- Communication (30)
- Configuration (17)
- Coverage, Metrics (24)
- Creating tests (5)
- Customization (10)
- Debug (30)
- Formal Analysis (1)
- Interoperability (16)
- Low Power (2)
- Messaging (8)
- Modeling (11)
- Modeling Transactions (5)
- Optimization/Performance (12)
- Organization (13)
- Performance Analyzer (7)
- Phasing (13)
- Register Abstraction Model with RAL (26)
- Reuse (47)
- Scoreboarding (5)
- Stimulus Generation (10)
- Structural Components (17)
- SystemC/C/C++ (18)
- SystemVerilog (24)
- Tools & 3rd Party interfaces (9)
- Transaction Level Modeling (TLM) (40)
- Tutorial (21)
- Uncategorized (5)
- UVM (14)
- Verification Planning & Management (21)
- VMM (36)
- VMM infrastructure (34)

DVE and UVM on wheels

Posted by Yaron Ilani on May 22nd, 2012

Sometimes driving to work can be a little bit boring so a few days ago I decided to take advantage of this time slot to introduce myself and tell you a little bit about the behind-the-scenes of my video blog. Hope you’ll like it !

Hey if you’ve missed any of my short DVE videos – here they are:

Share and Enjoy:

This entry was posted on Tuesday, May 22nd, 2012 at 6:15 am and is filed under Debug, UVM, Verification Planning & Management. You can follow any responses to this entry through the RSS 2.0 feed. You can leave a response, or trackback from your own site.

« Are You Afraid of Breakpoints? | Home | Build your own code generator! »

Subscribe

Categories

Blogroll

Authors

DVE and UVM on wheels

Leave a Reply