• Subscribe

  
  
  

• Categories

  • Announcements (7)
  • Assertion Based Verification (2)
  • Automation (4)
  • Callbacks (5)
  • Coding Style (5)
  • Communication (23)
  • Configuration (10)
  • Coverage, Metrics (9)
  • Creating tests (4)
  • Customization (4)
  • Debug (18)
  • Interoperability (11)
  • Memory Management (3)
  • Messaging (6)
  • Modeling (9)
  • Modeling Transactions (4)
  • MODs (2)
  • Optimization/Performance (9)
  • Organization (7)
  • Performance Analyzer (2)
  • Phasing (13)
  • Register Abstraction Model with RAL (12)
  • Reuse (38)
  • Scoreboarding (3)
  • Stimulus Generation (9)
  • Structural Components (12)
  • Support (3)
  • SystemC/C/C++ (11)
  • SystemVerilog (13)
  • Tools & 3rd Party interfaces (1)
  • Transaction Level Modeling (TLM) (29)
  • Tutorial (18)
  • Uncategorized (3)
  • Verification Planning & Management (11)
  • VMM (21)
  • VMM 1.2 (44)
  • VMM infrastructure (18)
  • vmm_channel (1)
  • vmm_log (1)
  • vmm_xactor (1)

• Archives

  • 2010
    • January (7)
    • February (11)
    • March (6)
    • April (10)
    • May (9)
    • June (9)
    • July (8)
    • August (7)
    • September (1)
  • 2009
    • April (3)
    • May (5)
    • June (2)
    • July (2)
    • August (7)
    • September (1)
    • October (2)
    • November (8)
    • December (10)
  • 2008
    • May (2)
    • June (3)
    • July (2)
    • November (2)
    • December (2)

• Recent Posts

  • Blocking/Non-blocking Transport Adaption in VMM 1.2
  • Vaporware, Slideware or Software?
  • Using VMM Consensus to end your test
  • TLM and VMM – What is it all for?
  • TLM Sockets in VMM 1.2
  • Issuing concurrent READ/WRITE accesses to the same register on two physical interfaces using RAL.
  • Accessing Virtual Registers in RAL
  • Low Power Verification for telecom designs with VMM-LP
  • Controlling transaction generation timing from the driver using ‘PULL’ mode
  • Modeling Virtual Registers and Fields in RAL

• Blogroll

  • Art of verification
  • Cool Verification
  • Harry, the ASIC Guy
  • Intelligent DV
  • Ninja ASIC Verification
  • One More Thing
  • thinkVerification
  • Ultimate Hitchhicker’s Guide to SV-VMM
  • Verification Guild
  • Verification on the Web
  • Verification Vertigo
  • VeriGood

• Authors

  • Abhishek Muchandikar
  • Adiel Khan
  • Ajeetha Kumari
  • Alexander Wakefield
  • Ambar Sarkar
  • Amit Sharma
  • Andrew Piziali
  • Asif Jafri
  • Avinash Agrawal
  • Badri Gopalan
  • Bagath Singh
  • Fabian Delguste
  • Gary Stringham
  • James O. Bondi
  • Janick Bergeron
  • Jaya Chelani
  • JL Gray
  • John Aynsley
  • John Paul Hirudayasamy
  • Kiran Maiya
  • Mehdi Mohtashemi
  • Nasib Naser
  • Oded Edelstein
  • Paul Kaunds
  • Pawan Bellamkonda
  • Pratish Kumar KT
  • Puja Sethia
  • Rahul V. Shah
  • Rakshit Singhal
  • Ramanathan Sambamurthy
  • Rashmi Talanki
  • S. Prashanth
  • S. Varun
  • Sachin Sohale
  • Sadiya Ahmed
  • Shankar Hemmady
  • Srinivasan Venkataramanan
  • Srivatsa Vasudevan
  • Subash Nayak
  • Tushar Mattu
  • Vidyashankar Ramaswamy
  • Vishal Namshiker
  • Weihua Han

Sorry, no posts matched your criteria.