Quick links >>

Your online resource for the proven VMM verification methodology.

Verification Martial Arts: A Verification Methodology Blog

Subscribe
Categories
- Announcements (7)
- Assertion Based Verification (2)
- Automation (4)
- Callbacks (5)
- Coding Style (5)
- Communication (23)
- Configuration (10)
- Coverage, Metrics (9)
- Creating tests (4)
- Customization (4)
- Debug (18)
- Interoperability (11)
- Memory Management (3)
- Messaging (6)
- Modeling (9)
- Modeling Transactions (4)
- MODs (2)
- Optimization/Performance (9)
- Organization (7)
- Performance Analyzer (2)
- Phasing (13)
- Register Abstraction Model with RAL (12)
- Reuse (38)
- Scoreboarding (3)
- Stimulus Generation (9)
- Structural Components (12)
- Support (3)
- SystemC/C/C++ (11)
- SystemVerilog (13)
- Tools & 3rd Party interfaces (1)
- Transaction Level Modeling (TLM) (29)
- Tutorial (18)
- Uncategorized (3)
- Verification Planning & Management (11)
- VMM (21)
- VMM 1.2 (44)
- VMM infrastructure (18)
- vmm_channel (1)
- vmm_log (1)
- vmm_xactor (1)
Archives
- 2010
  - January (7)
  - February (11)
  - March (6)
  - April (10)
  - May (9)
  - June (9)
  - July (8)
  - August (7)
  - September (1)
- 2009
  - April (3)
  - May (5)
  - June (2)
  - July (2)
  - August (7)
  - September (1)
  - October (2)
  - November (8)
  - December (10)
- 2008
  - May (2)
  - June (3)
  - July (2)
  - November (2)
  - December (2)

S. Prashanth

I am a Verification and Design Engineer at LSI Logic.Ā Earlier, I was a a corporate applications engineer at Synopsys for over 10 years.Ā I supported key customers as a verification consultant for building verification environments with different methodologies and languages.

Share and Enjoy:

Leave a Reply

Copyright ©2010. All Rights Reserved