Badri Gopalan

I am a Principal Engineer in the Verification Group at Synopsys. Since 1997, I have been an RTL Designer; Verification Lead; and Hardware Design, Verification and Modeling Manager at several chip and system design companies. I am interested in building and creatively using EDA tools, technology, and methodology to help Verification Engineers’ work more productively and efficiently.