Hari Balisetty
At Synopsys as a senior CAE, I work with key customers. I support them with their verification methodologies and strategies. My current focus areas are USB verification IP and Transaction level modeling.
Your online resource for the proven VMM verification methodology.
Subscribe
Categories
- AMS (1)
- Announcements (10)
- Assertion Based Verification (2)
- Automation (15)
- Callbacks (6)
- Coding Style (9)
- Communication (30)
- Configuration (17)
- Coverage, Metrics (24)
- Creating tests (5)
- Customization (10)
- Debug (30)
- Formal Analysis (1)
- Interoperability (16)
- Low Power (2)
- Messaging (8)
- Modeling (11)
- Modeling Transactions (5)
- Optimization/Performance (12)
- Organization (13)
- Performance Analyzer (7)
- Phasing (13)
- Register Abstraction Model with RAL (26)
- Reuse (47)
- Scoreboarding (5)
- Stimulus Generation (10)
- Structural Components (17)
- SystemC/C/C++ (18)
- SystemVerilog (24)
- Tools & 3rd Party interfaces (9)
- Transaction Level Modeling (TLM) (40)
- Tutorial (21)
- Uncategorized (5)
- UVM (14)
- Verification Planning & Management (21)
- VMM (36)
- VMM infrastructure (34)
Blogroll
Authors
- Abhishek Muchandikar
- Adiel Khan
- Ajeetha Kumari
- Alexander Wakefield
- Ambar Sarkar
- Amit Sharma
- Andrew Piziali
- Ashok Chandran
- Asif Jafri
- Badri Gopalan
- Bagath Singh
- Ballori Banerjee
- Brian Hunter
- Fabian Delguste
- Gary Stringham
- Hari Balisetty
- James O. Bondi
- Janick Bergeron
- Jaya Chelani
- JL Gray
- John Aynsley
- John Paul Hirudayasamy
- Kiran Maiya
- Mehdi Mohtashemi
- Nasib Naser
- Nitin Ahuja
- Oded Edelstein
- Parag Goel
- Paul Kaunds
- Pawan Bellamkonda
- Pratish Kumar KT
- Puja Sethia
- Rahul V. Shah
- Rakshit Singhal
- Ramanathan Sambamurthy
- Rashmi Talanki
- S. Prashanth
- S. Varun
- Sachin Sohale
- Sadiya Ahmed
- Shankar Hemmady
- Srinivasan Venkataramanan
- Srivatsa Vasudevan
- Subash Nayak
- Tushar Mattu
- Vidyashankar Ramaswamy
- Vikas Grover
- Vishal Namshiker
- Weihua Han
- Yaron Ilani
Copyright © 2013. All Rights Reserved