Verification Martial Arts: A Verification Methodology Blog

Puja Sethia


As ASIC Verification Technical Lead at eInfochips, I am responsible for executing verification projects. I have worked on verification of complex networking chips as well as tester chip application using System Verilog, C++ and SystemC, starting from defining architecture to verification closure. I have also developed various assertion IP’s and verification IP’s.  I enjoy developing automated verification environments.

Share and Enjoy:
  • Print
  • Digg
  • del.icio.us
  • Facebook
  • Google Bookmarks
  • LinkedIn
  • RSS
  • Twitter

One Response to “Puja Sethia”

  1. Dayananda Says:

    Hi, I have gone through many of your articles in Verification including SNUG papers. Good Contribution to verification society!! Keep up the spirit.

    - Daya

Leave a Reply

XHTML: You can use these tags: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>