VMM Central
  • about
    • VMM Central
    • VMM for SystemVerilog
    • VMM for Low Power
  • methodologies
    • VMM for SystemVerilog
    • VMM for Low Power
  • download
    • VMM for SystemVerilog Methodology
    • VMM for SystemVerilog Golden Reference Guide
    • VMM for Low Power Book
    • VMM/UVM Interoperability Kit
  • Quick links >>
    • VMM-SV User Guides
    • Events
    • Partners
    • Contact Us
Your online resource for the proven VMM verification methodology.

VMM for Low Power

  • About
  • Resources
  • Author Bios
  • Endorsements
  • Errata
  • Addenda
  • News

Sign Up

  • Receive notification when VMM-LP base classes become available.
  • Get the latest VMM-LP news.
  • Receive training information.
Sign Up for Updates >

News

February 24, 2010
Low Power Design Portal Publishes Excerpts from VMM-LP

January 25, 2010
Toshiba Information Systems (Japan) Standardizes on VMM-LP Low Power Verification Methodology

September 15, 2009
Low Power Verification Methodology: Is This a Case of Natural Evolution?

August 10, 2009
Video: VMM-LP Tutorial from DVCon 2009

June 25, 2009
Power and Verification Always Matter - A Review of the VMM-LP

April 15, 2009
Video: VMM-LP Authors Discuss the Book

April 10, 2009
Verification Methodology for Low Power: Your Blueprint to Working Silicon

March 31, 2009
VMM-LP Webinar "A Structured Methodology for Verifying Low Power Designs" Now Available

February 23, 2009
Industry's First Low Power Verification Methodology Manual, Authored by ARM, Renesas Technology and Synopsys, is Now Available

June 03, 2008
ARM, Renesas Technology and Synopsys Define Industry's First Low-Power Verification Methodology

VMM-LP Tutorial
02:45:28

Verification Methodology Manual for Low Power

A free, electronic copy of the VMM-LP is available here

Download Free Copy >

Purchase Book >

Verification Methodology Manual for Low Power

Copyright © 2013. All Rights Reserved