View Video >>
VMM-LP Tutorial
This tutorial on the Verification Methodology Manual for Low Power (VMM-LP) features authors of the book discussing the complexities and changes brought about in the low power era and the ways in which the VMM-LP can help you achieve comprehensive verification of increasingly complex low power designs.
VMM-LP Author Interviews
In these short but informative videos, you hear the authors of the Verification Methodology Manual (VMM-LP) talk about the challenges of low power verification, the methodology documented in the VMM-LP book and how the VMM-LP helps engineers accomplish the difficult task of verifying low power designs.
David Flynn, Fellow, ARM
Srikanth Jadcherla, Group R&D Director, Synopsys
Janick Bergeron, Fellow, Synopsys