Subscribe
Categories
- Announcements (7)
- Assertion Based Verification (2)
- Automation (13)
- Callbacks (5)
- Coding Style (7)
- Communication (28)
- Configuration (17)
- Coverage, Metrics (19)
- Creating tests (4)
- Customization (7)
- Debug (25)
- Interoperability (14)
- Low Power (1)
- Memory Management (3)
- Messaging (6)
- Modeling (10)
- Modeling Transactions (5)
- MODs (2)
- Optimization/Performance (11)
- Organization (12)
- Performance Analyzer (7)
- Phasing (13)
- Register Abstraction Model with RAL (23)
- Reuse (43)
- Scoreboarding (5)
- Stimulus Generation (9)
- Structural Components (15)
- Support (3)
- SystemC/C/C++ (16)
- SystemVerilog (17)
- Tools & 3rd Party interfaces (6)
- Transaction Level Modeling (TLM) (37)
- Tutorial (17)
- Uncategorized (12)
- Verification Planning & Management (17)
- VMM (31)
- VMM 1.2 (56)
- VMM infrastructure (30)
- vmm_channel (2)
- vmm_log (2)
- vmm_xactor (2)
Archives
- 2012
  - January (2)
  - February (1)
- 2011
  - January (6)
  - February (3)
  - March (4)
  - April (4)
  - May (1)
  - June (3)
  - July (1)
  - August (3)
  - September (5)
- 2010
  - January (7)
  - February (11)
  - March (6)
  - April (10)
  - May (9)
  - June (8)
  - July (8)
  - August (7)
  - September (7)
  - October (3)
  - November (5)
  - December (3)
- 2009
  - April (3)
  - May (5)
  - June (2)
  - July (2)
  - August (7)
  - September (1)
  - October (2)
  - November (8)
  - December (10)
- 2008
  - May (2)
  - June (3)
  - July (2)
  - November (2)
  - December (2)

S. Prashanth

I am a Verification and Design Engineer at LSI Logic. Earlier, I was a a corporate applications engineer at Synopsys for over 10 years. I supported key customers as a verification consultant for building verification environments with different methodologies and languages.

Share and Enjoy:

Subscribe

Categories

Archives

Blogroll

Authors

S. Prashanth

Leave a Reply